

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

09/483,737 01/14/2000 Hansjorg Reichert GR-97-P-1903 8769  24131 7590 07/23/2004 EXAMINER  LERNER AND GREENBERG, PA P O BOX 2480 HOLLYWOOD, FL 33022-2480 ART UNIT PAPER NUMBER	APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
LERNER AND GREENBERG, PA P O BOX 2480	09/483,737 01/14/2000		Hansjorg Reichert	GR-97-P-1903	8769			
P O BOX 2480	24131	7590	07/23/2004		EXAM	EXAMINER		
. nmvn um	LERNER A	ND GRI	EENBERG, PA	SEFER, AHMED N				
					ART UNIT	PAPER NUMBER		
				2826				

DATE MAILED: 07/23/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
		09/483,737 REICHERT ET AL.		
	Office Action Summary	Examiner	Art Unit	
		A. Sefer	2826	مهم
	The MAILING DATE of this communication ap	opears on the cover sheet	with the correspondence addre	ess
THE I - Exter after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPI MAILING DATE OF THIS COMMUNICATION MINICATION SIX (6) MONTHS from the mailing date of this communication of period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory perior reto reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).		a reply be timely filed  nirty (30) days will be considered timely.  DNTHS from the mailing date of this comm  ABANDONED (35 U.S.C. § 133).	nunication.
Status				
2a)□	Responsive to communication(s) filed on 19.  This action is <b>FINAL</b> . 2b) The Since this application is in condition for allowed closed in accordance with the practice under	is action is non-final. ance except for formal ma	•	erits is
Dispositi	on of Claims			
5)□ 6)⊠ 7)□	Claim(s) 1-10 and 15 is/are pending in the ap 4a) Of the above claim(s) 1-10 is/are withdray Claim(s) is/are allowed. Claim(s) 15 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/	vn from consideration.		
Applicati	on Papers			
10)□	The specification is objected to by the Examination The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Example.	ccepted or b) objected to e drawing(s) be held in abey action is required if the drawin	ance. See 37 CFR 1.85(a).  ag(s) is objected to. See 37 CFR	` '
Priority u	ınder 35 U.S.C. § 119	•		
a)[	Acknowledgment is made of a claim for foreig  All b) Some * c) None of:  1. Certified copies of the priority documer  2. Certified copies of the priority documer  3. Copies of the certified copies of the pri application from the International Bures  see the attached detailed Office action for a lis	nts have been received.  Its have been received in ority documents have been au (PCT Rule 17.2(a)).	Application No en received in this National Sta	age
2) Notic 3) Inform	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date	Paper N	v Summary (PTO-413) b(s)/Mail Date f Informal Patent Application (PTO-15 	52)

#### **DETAILED ACTION**

### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 4/9/2004 has been entered.

## Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the first paragraph of 35 U.S.C. 112:
  - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 3. Claim 15 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

The limitation "using said solder to form a direct chip-substrate connection" is not disclosed in the specification to enable one skilled in the art to make and/or use the invention. Since the specification describes both the solder and the adhesive layer as being deposited on the rear side of the chip and that the solder is used to form a direct chip-substrate connection as recited in claim 15, it would take undue experimentation to make and use the claimed invention.

Application/Control Number: 09/483,737 Page 3

Art Unit: 2826

## Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 15, as understood, is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamagishi et al. ("Yamagishi") (JP 6-291239) in view of Komata et al. ("Komata") (JP 2-15897), Bacon et al. ("Bacon") USPN 5,234,153 and Lin ("Lin") USPN 4,791,075.

Yamagishi discloses in fig. 1c a solder containing at least two components with at least two constituents including a first constituent containing a precious metal and a second constituent being consumed during a soldering operation by one of reacting and being dissolved in material which are to be joined; a substrate 1; and a semiconductor chip 4 secured to said substrate by one of alloying and brazing using said solder, but do not teach a hypereutectic composition of Au-Sn with a thickness.

Komata discloses a precious metal and tin solder 13 and said solder has a hypereutectic concentration containing gold-tin (AuSn) with a hypereutectic Sn concentration and containing a gold-tin compound (AuSn) having a composition, which falls within the range recited in the claim.

Bacon teaches (see col. 1 lines 50-63 and claim 7) the advantage of using a thin gold-tin compound solder.

Application/Control Number: 09/483,737

Art Unit: 2826

Lin discloses (col. 3, lines 59-67) in fig. 2 a semiconductor chip 26 having a rear side and adhesive 28 said semiconductor chip being secured to a substrate 12 using a solder 28 to form a direct chip-substrate connection.

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to replace the Au-Sn eutectic alloy of Yamagishi with of Komata's hypereutectic Sn concentration, since that would prevent deformation thereby enhancing the mechanical strength of a semiconductor chip connection to a substrate. It would have been obvious to form a layer with a thickness of 1  $\mu$ m to 2  $\mu$ m, since that would provide a better thermal conductance as taught by Bacon; it would have been obvious to form a direct chip-substrate connection, since that would provide a direct heat dissipation.

6. Claim 15, as understood, is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamagishi in view of Ishii (JP 6-326210), Bacon and Lin.

Yamagishi discloses in fig. 1c a solder containing at least two components with at least two constituents including a first constituent containing a precious metal and a second constituent being consumed during a soldering operation by one of reacting and being dissolved in material which are to be joined; a substrate 1; and a semiconductor chip 4 secured to said substrate by one of alloying and brazing using said solder, but do not teach a hypereutectic composition of Au-Sn with a thickness.

Ishii discloses (see fig. 2 and attached machine translated version) a semiconductor chip 1 secured to a substrate 40 by gold and tin solder 8 and said solder has a hypereutectic concentration containing gold-tin (AuSn) with a hypereutectic Sn concentration and containing a

Application/Control Number: 09/483,737

Art Unit: 2826

gold-tin compound (AuSn) having a composition which falls within the range recited in the claim.

Bacon teaches (see col. 1 lines 50-63 and claim 7) the advantage of using a thin gold-tin compound solder.

Lin discloses (col. 3, lines 59-67) in fig. 2 a semiconductor chip 26 having a rear side and adhesive 28 said semiconductor chip being secured to a substrate 12 using a solder 28 to form a direct chip-substrate connection.

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to replace Yamagishi's Au-Sn eutectic alloy of with Ishii's hypereutectic Sn concentration, since that would prevent deformation thereby enhancing the mechanical strength of a semiconductor chip connection to a substrate. It would have been obvious to form a layer with a thickness of 1  $\mu$ m to 2  $\mu$ m, since that would provide a better thermal conductance as taught by Bacon; it would have been obvious to form a direct chip-substrate connection, since that would provide a direct heat dissipation.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to A. Sefer whose telephone number is (571) 272-1921.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915.

Application/Control Number: 09/483,737 Page 6

Art Unit: 2826

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

**ANS** 

July 22, 2004

NATHAN J. FLYNN

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800